Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

sdram 48LC4M32B2-7 with Cyclone III

Hi there, I'm having problem to run this sdram 48LC4M32B2-7 with my Cyclone III. If I select run on-chip then it's ok, but I run on sdram then I got error. 1. Run on-chip, I'm be abl...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

So, from the pictures I assume you are running both CPU and SDRAM with 100MHz, using the altera-provided SDRAM-controller?

When you compile the hardware, what is the result of the timing analysis?

Any red warnings?

You are right, most probably it's the clock shift.

For my 100MHz-system I have to use some 306°, but it depends from the constraints defined in my .SDC file (I'm using timequest to determine setup/hold slack to be about the same size).