Forum Discussion
Altera_Forum
Honored Contributor
10 years agoI develop my FPGA designs using SystemVerilog and then generate a symbol from the HDL and then using Block Design Files to graphically show how my code and also the Megafunctions are connected. I find it very similar to Mathworks' Simulink which is all graphical and easy show to others the signal flow and control. I admit that there are pro's and con's of Block Design Files but I believe the pro's out weight the cons.