RTL sequence to VHDL translation

How would i place this RTL sequence and convert it into VHDL input:clk,mr,x,dat[6] output:rdy,err,resa[3].resb[3] registers;rega[3]. regb[3] sequence: 0. regb<=000 1. rega <=dat [5..3...