Forum Discussion

AEsqu's avatar
AEsqu
Icon for Contributor rankContributor
7 years ago

REMOVE_REDUNDANT_LOGIC_CELLS is important, take care.

Hi, Pay attention to leave the REMOVE_REDUNDANT_LOGIC_CELLS option to ON if you are using a reconfig pll [at least in stratix 3 FPGA]. Turning the option OFF makes 3 redundant cells not removed and...
AEsqu's avatar
AEsqu
Icon for Contributor rankContributor
7 years ago

I removed manually in the RTL code the lines cuda_combout_wire as sometime quartus was still not removing them for some reason.

Now it works fine.