Forum Discussion

AEsqu's avatar
AEsqu
Icon for Contributor rankContributor
4 years ago

rapid recompile (signal tap logic analyzer flow) : out of memory

When I use the rapid recompile (signal tap logic analyzer flow, quartus std 21.1.0 Build 842) : out of memory (even with 64 GB or RAM). Cyclone V FPGA, used at around 50%. When I use the normal c...
ShengN_altera's avatar
ShengN_altera
Icon for Super Contributor rankSuper Contributor
4 years ago

Hi Alex,


May be you can check in task manager real time memory usage during rapid recompile. Is there any spike up consumes and exceeds the whole 64GB RAM?


Thanks

Best Regards

Sheng


AEsqu's avatar
AEsqu
Icon for Contributor rankContributor
4 years ago

Hi Sheng,

Yes that was the case.

I don't use rapid recompile but normal compile for now.

See attached picture.

Alex.