Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Problems setting up LVDS on CycloneIII

Hi there, I'm trying to set up a 16x2 bit LVDS connection with a CycloneIII device. The actual model I'm using is the EP3C16Q240C8N. First, I'm verifying my config in the Quartus pin plann...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Well I REALLY want to thank you for this answer!

I had no idea the speed grade also influences maximal IO speeds. Unfortunately, the -6 grades are only available on BGA packages, which we cannot solder ourselves on prototyping boards. But at least now we know what is the limiting factor.

Your suggestions on operating the bank at 2.5V and leaving the VCC for the rom at 3.3V is also most useful. I'll make the bank IO voltage selectable in case things go wrong after all.

Thanks again!