Problem when Convert Verilog into VHDL

Hi, I am trying to convert verilog into VHDL by my self. But I am totally confused by one thing. My design receives one bit data from TDI when there is a rising edge of clock, then saves it into...