GastonNew Contributor3 years agoMAX10: Dual purpose pins DCLK, nCSO, DATA[0], DATA[1] Hey everyone I'm at the very beginning of a project where I want to implement a power converter digital controller on a MAX10 device. I have a little experience, but only with Lattice FPGAs and to...Show More
AqidAyman_AlteraRegular Contributor3 years agoHi,Do you still the warning massage in the I/O Assignment Warnings?
Recent DiscussionsCould not link 'vsim_auto_compile.dll' error troubleshooting.Questa Sim on Windows - linking to external LIBSolvedQuartus did not startFIR IP configured for InterpolationQuartus crashes on long carry chain in Agilex 5 FPGAs