GastonNew Contributor3 years agoMAX10: Dual purpose pins DCLK, nCSO, DATA[0], DATA[1] Hey everyone I'm at the very beginning of a project where I want to implement a power converter digital controller on a MAX10 device. I have a little experience, but only with Lattice FPGAs and to...Show More
AqidAyman_AlteraRegular Contributor3 years agoHi,Do you still the warning massage in the I/O Assignment Warnings?
Recent DiscussionsQuartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_register