Internal fatal error when I try to compile and starting analys and synthesis

Hello. I tried to compile simple programming in VHDL for comparison at inputs using logic gates. When the compilation is working, pops up a window to inform me about an internal error, it happens...