Internal Error : Expected to get 1 pll but found 3 plls for group EMIF_0_mem_ctrl_alt

My design contains several PLL's : - a PLL to generate the main system clock. - a PLL for the DDR controller. - a PLL in a PCIe interface IP. Recently my builds have been crashing with a...