Forum Discussion
JSLY
New Contributor
New ContributorHow to Instantiate PLL and Reset without using QSYS or Platform designer
I have relatively simple design using logic only, no SOC or NIOS or hard processor. I need to Instantiate the internal PLL and Reset monitor, can I do this manually or do I need to use Platform des...
Farabi_Altera
Regular Contributor
Regular ContributorHi,
I am Farabi who will be supporting this request.
As Sstrell mentioned, If you're creating an HDL design (not using Platform Designer), you create a top-level design in Verilog, SystemVerilog, or VHDL. You can create IP from the IP catalog and then instantiate that IP in your HDL code using the instantiation template generated by the IP Parameter Editor.
Dev_CLRn pin is an external pin which supposed to be controlled by external IO or some other microcontrollers. It can't be controlled from inside the FPGA. So in top level schematic, this pin will be connected to external IOs.
regards,
Farabi
