Forum Discussion
Altera_Forum
Honored Contributor
12 years agoare you using std_logic_signed or std_logic_unsigned? (neither of these are part of the VHDL standard btw).
In your code, Y will be 1 when A > 0, or 0 when A <= 0. If you are using std_logic_unsigned, Y will always be 1, unless A is 0.