How to fix lut4 input ports?

I need to implement a arbiter puf in cycloneive fpga, with the requirement of extreamly net delay parameter about less than 100ps. I know that chip planner can change the lut input port in gui di...