How to avoid glitch in combinational logic?

In FPGA design, when we design a combinational logic, there may appear glitch since the time property is not ideal in each components. And sometime glitch may cause problem. But how can avoid glitc...