Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

How to assign an entity located within a generate statement to a logiclock region?

Dear all I'm trying to assign an entity, which is inside a (VHDL) generate statement, to a logiclock region: set_instance_assignment -name LL_MEMBER_OF MEMIFLL -to "MEMIF:\B0:MIF|MEMRD:MRD...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

When I had to mess about with regions, it was much easier doing it in the floorplanner. You could find your entity in the noise finder, which will give you the correct path. Then you can just copy, paste or modify the path