Forum Discussion

DKirv's avatar
DKirv
Icon for New Contributor rankNew Contributor
6 years ago

How do I conserve FPGA RAM using SignalTap?

My understanding of SignalTap is that signal data is saved on each rising clock edge. In my code, I have some large std_logic_vectors. They have 200 bits. I can only see a short time span due to its ...