How constraint the output delay from the different clock edge to the same pad?

I get a ASIC design. And the path structure as follows. Clock_a -----> IP1 use positive edge of Clock_a ------------> Pad_a: always capture the data on the | ...