Fan-out: how high is too high? (Stratix II)

We have Stratix II FPGA in one of our design. After compilation, fan-out for a global clock goes beyond 30,000, and several non-global pins have fan-out in the range of 3000 ~ 5000. Is this too...