Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Errors linking Modelsim BFM models

Hi, I am trying to run a Verilog simulation of a test bench generated by Qsys 14.0 of a system that includes an ARM SoC HPS block. The originally generated test bench from ip-make-simscr...