Altera_ForumHonored Contributor14 years agocan't elaborate top level entity hierarchy Hi All.. in my design shematic file, i have decoder, mux and register file. i create them seperatly and run, simulation and test them with modelsim. but unforchunetly, when i create a shematic fi...Show More
Recent DiscussionsQuartus did not startQuartusPro25.3 STA Erroragilex7 ram back-annotationQuartus crashes on long carry chain in Agilex 5 FPGAsQuesta FPGA Starter Edition: Fatal WLF Error when restarting simSolved