Can we drive QSFP reference clock using an internal clock generated from a PLL

While driving the reference clock(322.2 MHz) to 10G ethernet mac interface, I am prompted with the error below, Error(18957): Signal u1|iopll_0|stratix10_altera_iopll_i|outclk[0] is constrained to ...