Forum Discussion
Altera_Forum
Honored Contributor
11 years agoWill investigate ... so QSYS thinks it is a bridge but is really a component with some Avalon MM signals being monitored as well.
Thanks, Bob. BTW: I asked the other FPGA vendor how to do that with the AXI bus and they said it would have to referred back to the tool developers.