Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Automatic VHDL Code Generation Programmatically

We are actually working on a Double Precision IIR filter. We are interested in making a very generic filter which could support variety of functionalities. For some reason, VHDL generics are not supe...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

you should take a look at DSP Builder Advanced Blockset

i've used Python (not myHDL) to generate VHDL. i used it mostly as a time saver, not to increase flexibility