Altera_Forum
Honored Contributor
14 years agoSimulating Software Running on a Nios II Processor
Hi, I got problem when Simulating Software Running on a Nios II Processor. The Nios II Processor is generated by Qsys. The step is as follow:
qsys: 1. On the Generation tab, set Create testbench Qsys system to Simple, BFMs for clocks and resets. 2. Set Create testbench simulation model to Verilog. 3. Click Generate. in qsys, i create the system with nios ii processor、onchip_ram、jtag_uart and pio. sbt: 1. Open the Nios II SBT for Eclipse. 2. Set up an application project and board support package (BSP) for the <qsys_system>.sopcinfo file. 3. To optimize the BSP for simulation and disable hardware programming, right-click on the BSP project and choose Properties, then choose Nios II BSP Properties, and turn on ModelSim only, no hardware support. 4. To simulate, right-click on the application project in Eclipse, point to Run as and choose 4Nios II ModelSim. The Run As Nios II ModelSim command sets up the ModelSim simulation environment, compiles and loads the Nios II software simulation. 5. To run the simulation in ModelSim, type run -all in the ModelSim transcript window. in sbt, i only do the i/o operation about "iowr(pio_0_base,0,0x12345678)" The problem is that I can't see the waveform of "IOWR" opertation to pio, the write signal of pio is always invalid. How can I see the right waveform? Thank you!