it's about jtag

Hello Comrads. I'm wondering if it's possible to use (read and write) signals from jtag hub (TMS, TDI, and TDO) directly on design level without any expensive and additional cores. I'm using Quartus II, Statix FPGA and ByteBlaster. What i need is to communicate to PC via JTAG.