Altera_Forum
Honored Contributor
14 years agoInput file is too large to fit (Nios Programmer)
Wondered if anybody can guide me in the right direction with an issue I am having with the nios flash programmer.
I am using a ArriaIIgx 95K logic being configured by an EPCS64 device. I store my FPGA config data and software in the EPCS. I use the default boot loader to copy the software out of epcs and into 94KB of onchip ram. My reset vector is set for the EPCS flash controller In the nios flash programmer, I take my .sof and .elf and use the nios GUI programmer to program it in. I get an error stating the " Input is too large to fit". Here is what I have tried 1) The application code can be put inside the on_chip_ram as an initialisation file and then built. It can be downloaded as a .sof or.jic and the design and the software run. This is fine. 2) I have created the hello world small design and built it. It still complains about the size of the file. 3) Using the flash programmer, just trying to download the .sof (containing just the FPGA image (no software)) says that the input file is too large. The .sof can be downloaded using the quartus programmer and works. 4) Tried following other posts from the nios forum. Converting the .sof to a flash file and then converting .flash to a bin file. Next take the elf to bin and then concatenating the two bins in to one. Then convert bin to .hex. Use .hex alone in a .jic. When converting in to a .jic it fails complaining that the file is to big to fit in the EPCS64. It also fails on the EPCS128. The .hex file that is used for .jic conversion is 46MB. 5) Once the .sof that contains the FPGA image is inside (using the quartus programmer), I can use the hardware debugger to get the code inside the nios and it runs fine. 6) When I tried to put the .sof and .elf in using the flash programmer the GUI uses the following commands. As far as I can see the options look correct. sof2flash --input="C:/FPGACode/Hello/top.sof" --output="C:/FPGACode/Hello/software/Hi_bsp/flash/top_epcs_flash_controller_0.flash" --epcs –verbose elf2flash --input="C:/FPGACode/Hello/software/Hi/Hi.elf" --output="C:/FPGACode/Hello/software/Hi_bsp/flash/Hi_epcs_flash_controller_0.flash" --epcs --after="C:/FPGACode/Hello/software/Hi_bsp/flash/top_epcs_flash_controller_0.flash" --verbose nios2-flash-programmer "C:/FPGACode/Hello/software/Hi_bsp/flash/top_epcs_flash_controller_0.flash" --base=0x41800 --epcs --sidp=0x424D0 --id=0x0 --timestamp=1331039095 --device=1 --instance=0 '--cable=ByteBlasterII on localhost [LPT1]' --program –verbose nios2-flash-programmer "C:/FPGACode/Hello/software/Hi_bsp/flash/Hi_epcs_flash_controller_0.flash" --base=0x41800 --epcs --sidp=0x424D0 --id=0x0 --timestamp=1331039095 --device=1 --instance=0 '--cable=ByteBlasterII on localhost [LPT1]' --program –verbose I have also attached a picture of the error I would very much appreciate any help anyone can give me C