Video and Image Processing Suite - can't fit design / can't read "fifo_type": no such variable

Hello, I have two projects with an Cyclone 10lp16k FPGA using the VIP ip cores from intel. I develop with the Quartus Prime Lite 20.1 version (Windows). In the first project, compilation and fit...