student assignment on Protecting IP

Question

Hi All,

I am an electronic engineering student doing an assignment based around FPGA's titled "Securing Intellectual Property in today's Implementations."

I am finding it difficult finding information relating to this and the methods currently in use given that it is IP.

Can anyone shed some light on how Altera protect their IP or do you have any interesting information relating to IP.

not looking for anything that may breach forum rules or raise legal issues.

Thanks in advance

altera_forum · Answer

The method used in industry these days for IP security is encryption. IPs are sold in a couple of formats:

1. VHDL/Verilog code (Behavioral/RTL) with encryption

2. Netlists with synthesis, timing etc

3. RTL code with full code access

All of the above are done using licensing. Most IPs are time limited and this feature is controlled by the license files.

altera_forum · Answer

This app note explains the IP evaluation mode (formerly known as OpenCore Plus):  https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/an/an320.pdf

altera_forum · Answer

Hi,

RTL code with the public key, the Intel Quartus software uses the key to decrypt the IP core. To use this feature, use a simulation or synthesis tool that supports the IEEE1735 standard.

Check the link section 1.7 & 1.8

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug_intro_to_megafunctions.pdf

Best Regards,

Anand Raj Shankar

(This message was posted on behalf of Intel Corporation)

Forum Discussion

student assignment on Protecting IP

3 Replies

Recent Discussions

PCIe Enumeration Failure for CXL IP

MAX10 TSE reference design

Does AXI Multi-Channel DMA IP support CvP ?

Agilex 7 R-Tile CXL IP Support for QoS DevLoad and PCIe ATS

Correct way to configure the RGMII input and output pins on a MAX10 FPGA