Altera_ForumHonored Contributor9 years agoCyclone V Hard memory controller rate Hi, I am using Cyclone V which has 2 Hard memory controllers. When I tried to generate DDR3 memory controller with Uniphy I was not able to select Half or Quarter rate on Avalon-MM interface. Then I ...Show More
Altera_ForumHonored Contributor9 years agoWhat speed are you trying to run the external memory at and what data width?
Recent DiscussionsAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXPCIe Gen6 Layout GuidelinesHow to handle tx_st_ready for Cyclone V PCIeStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video width