Burst size and burst length Avalon MM bridge

Hi, I am using the avalon memory mapped bridge to interface the FPGA with an external DDR2 chip. The naming conventions are a little confusing to me. In the DDR2 SDRAM controller uniP...