Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorx2 PCIE Design
Hi, I would like to design a x2 PCIE Gen 2.0 root port. In the system settings in Avalon MM Hard IP for PCIE, the option for number of lane is only x1 and x4. It says that if I will design x2 l...
Altera_ForumHonored Contributor
Honored ContributorApparently, the term refers to PCIe link width determination during link training
PCIe spec says --- Quote Start --- The following are discovered and determined during the training process: �� Link width �� Link data rate �� Lane reversal �� polarity inversion --- Quote End ---
