Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

write to segment (multiple locations) of memory

Please see post# 6 for a better formulation of the problem. ------ Hi! I have a question about the memory blocks that are available on the Altera FPGA chips. Is it possible to wr...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Some memories with multiple ports(dual,quad) allow for that but not single port memory. You can also put your data on 4 lanes on a wide memory to rd/wr in one clock cycle.