Forum Discussion
Altera_Forum
Honored Contributor
11 years agohi aprado,
I have do the QSYS interconnect as you mentions, but after trig DMA, it stay with BUSY bit, and can't go through... Can you share your design for me ? ( FPGA project or QSYS file) lucian.working@gmail.com Thanks in advance. Lucian