Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorwhy the module is synthesized away?
hello, i got a problem, here is the my code : attachment 1 and part of the top module is below: attachment 2
Altera_ForumHonored Contributor
Honored ContributorCheck reset and clock signals into your design, make sure your module is not stuck in to the reset state.
