Altera_ForumHonored Contributor17 years agowhy the module is synthesized away? hello, i got a problem, here is the my code : attachment 1 and part of the top module is below: attachment 2 2.txt3 KB1.txt3 KB
Recent DiscussionsCan you Validate MAX10 Date and Lot Code?HDMI example design errors with Agilex 7MAX10 RSU upgrade succeeds, but device boots Factory image instead of ApplicationVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0carry chain tdc
Honored ContributorHonored ContributorHonored Contributor
