Altera_ForumHonored Contributor14 years agoWhy is Altera force-feeding us with Verilog? Altera definitely (?) is using Verilog (and System Verilog) to build their latest IP. That's fine by me, after all it is IP and most users don't want to see the internals anyway. But the accompan...Show More
Altera_ForumHonored Contributor14 years agoIm sure im in the 80% category too, and they're usually prompt getting back to me.
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information