Altera_ForumHonored Contributor14 years agoWhy is Altera force-feeding us with Verilog? Altera definitely (?) is using Verilog (and System Verilog) to build their latest IP. That's fine by me, after all it is IP and most users don't want to see the internals anyway. But the accompan...Show More
Altera_ForumHonored Contributor14 years agoIm sure im in the 80% category too, and they're usually prompt getting back to me.
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10