Forum Discussion
Altera_Forum
Honored Contributor
13 years agoIt means that the PLL needs to be driven from a pin with a CLKIN or DIFFCLKIN_P function, but not a DIFFCLKIN_N (inverted input) function (unless your clock is a differential input, in which case, both DIFFCLKIN_P and N would be used).
Cheers, Dave