Altera_ForumHonored Contributor13 years agoWhat can I do to 'hint' the optimizer?? A while back we had a soft reset signal generated from the result of a write to a register block from a processor. This signal would then be brought to many other modules and used as resets/clears an...Show More
Altera_ForumHonored Contributor13 years agoYou should not have to do nothing else. Where do the leftover paths start?
Recent DiscussionsCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal ModelWhy does PTA show zero W for F-tiles in Hierarchical Design EditorArria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger