Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

vht test bench examples

Hello, I am specifying altera to generate a .vht test bench for my vhdl project. I want to modify this test bench so that I can specify the input signals to be some value at different times ins...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

When I typed :

vsim Test_bench.vht

Result:# OpenFile Test_bench.vht

--- Quote End ---

That is not the correct command. You need to drop the .vht.

Cheers,

Dave