Forum Discussion
Altera_Forum
Honored Contributor
15 years agovht test bench examples
Hello, I am specifying altera to generate a .vht test bench for my vhdl project. I want to modify this test bench so that I can specify the input signals to be some value at different times ins...
Altera_Forum
Honored Contributor
15 years ago --- Quote Start --- When I follow your instructions I get the error, "#No Design Loaded!" --- Quote End --- What happened when you typed 'vsim test_bench' (change the name to whatever your testbench is named of course)? That should load the design. Cheers, Dave