[VHDL] Synthesis of 'if' loop(s)

Hello, I have a specific problem. Does a number of instructions under if loop affect synthesis and fitter results? For example, I have a several simple instructions, such as adding or several shif...