[VHDL] Synthesis of 'if' loop(s)

if .. then constructs haven't to do with iteration loops.

Generally, I would expect that the synthesis results of exactly functional equivalent logic constructs would be independent of grouping it into processes. Independent logic branches would be synthesized separately in any case.

In my opinion, the most important aspect is readability of behavioral code. Related operations should be grouped together.