Altera_ForumHonored Contributor14 years agoVHDL String to std_logic_vector conversion I'm trying to add some comments into my Modelsim wave files, and I realized that Modelsim can display a std_logic_vector as a text string. I've looked around for packages but haven't found anything. ...Show More
Altera_ForumHonored Contributor14 years agoyou can put any signal on the wave window. Just make a signal of type "string"
Recent DiscussionsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams Authentication