Altera_ForumHonored Contributor15 years agoVHDL robot design not working Hello everybody I'm new in VHDL and I'm doing a project with DE2 board In the project I need to build a robot. My first step was to design a ASM and from that to take out the FSM which i...Show More
Altera_ForumHonored Contributor15 years agoPlus also the LED output lags the rd counter by 50000 clocks.
Recent DiscussionsImplementation of lower data rate.eFUSE : Agilex F series and AGilex I series PCIe cardIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAEP4CGX22CF19C8N Failure Short D8 to C8Cold Temperature Issue