Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

VHDL newbie : configuration file does not compile

Hi ! I wrote a VHDL snippet to test "configuration" VHDL clause (see attached project). The top level design is configExample.vhd. I've got this error : Error (10467): VHDL Component C...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hi,

In your configExampleConfig.vhd, use work.all

your configExample_Pkg doesn't declare counter4bits.

Be careful with 

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

First, They are NOT all IEEE standards (,

Second, 'Unsigned' is always defined in STD_LOGIC_ARITH

Third, I use 

LIBRARY ieee;
USE ieee.STD_LOGIC_1164.all;
USE ieee.numeric_std.all;

Look at http://www.alteraforum.com/forum/showpost.php?p=112092&postcount=10

May it help you.