Altera_ForumHonored Contributor14 years agovhdl multiplication can sir plz tell me how do i multiply .54*out(std_logic_vector) in vhdl ?
Altera_ForumHonored Contributor14 years agoyou need to do it in fixed point. then its as simple as: out <= a*b;
Recent DiscussionsAgilex 5 Sulfur Partial Write Issue on F2H ACE‑Lite I/F (256‑bit) with AXI Master of 128‑bitCyclone 10 LP's Extended Industrial partsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredQuartus Pro simulation libraries for Riviera ProLTC Connector DE10-Standard FPGA