Forum Discussion

Honored Contributor

15 years ago

VHDL integers initialization and FPGAs

I've started coding in VHDL just less than a year ago - unexperienced student warning! My question is about integer initalization. I own an Altera DE1 board and I've also got some experience wi...

Altera_Forum

Honored Contributor

15 years ago

hjs (http://www.alteraforum.com/forum/member.php?u=4216), oh I didn't know that, thanks! So passing it through DFFs is the way to go, I guess?

tricky (http://www.alteraforum.com/forum/member.php?u=7270), yep, in ActiveHDL you have the option to manipulate signals and set them to any (possible) value you want in any given period of time. Usually I find that easier to work with than with a testbench...

Forum Discussion

VHDL integers initialization and FPGAs

Recent Discussions

Netlength Agilex5 028B

Agilex 7 Decoupling capacitor scaling factor

Arria 10: Remote Update Factory Fallback won't work & Watchdog does not trigger

Max10 FPGA Programming with .pof file

Agilex 5 RSU, application image addition fails