Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorVHDL integers initialization and FPGAs
I've started coding in VHDL just less than a year ago - unexperienced student warning! My question is about integer initalization. I own an Altera DE1 board and I've also got some experience wi...
Altera_ForumHonored Contributor
Honored ContributorHave you simulated this code with a testbench? are you sure you arnt missing the state change parameters somehow and letting the counters freewheel?
The counters will have a larger range in real hardware because they have to be converted to bits. Have you any idea in which state the problem occurs? Do you have the testbench code?
