Altera_ForumHonored Contributor14 years agoVhdl codes for counter to start and purse Hi, I need urgent help on how to design a stopwatch that can stop/purse using vhdl code. I will really appreciate any urgent reply to this. Thanks. Waiting for your replies.Show More
Altera_ForumHonored Contributor14 years agoI assume CE is clkenable. You can apply it to all clocked registers at same time.
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?