Altera_ForumHonored Contributor14 years agoVHDL Code Of 2 input XOR -gate Hi, I am new to VHDL programing and i had written a VHDL code on 2 input XOR gate using process and it compiles successfully but in test bench waveform i am unable to get the output that is for al...Show More
Altera_ForumHonored Contributor14 years agohi Thanks for information but i want to implement it with process so is it possible
Recent DiscussionsArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerMAX10 Dual ConfigurationIBIS models GTS banks agilex 5ECyclone 5 SoC FPGA Bank Supply PrerequisiteMAX10 ADC Problem BANK 1A 1B 8