Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

VHDL can simulate but not implement?

Hello, I'm trying to write a program that basically has 3 inputs and 1 output. One input, CNVST will receive a short 2 us pulse every so often. Once that 2 us pulse is received the output RD needs ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

what you have writen is perfectly legal VHDL, but has no relation to any real hardware, which is what is causing the problem. The code you have written shows you are thinking like a software programmer. VHDL is a description language, not a programming language.

I suggest you draw your circuit out on a peice of paper before trying to describe it in VHDL.